This article was downloaded by: [University of California, San Diego]

On: 09 August 2012, At: 14:26 Publisher: Taylor & Francis

Informa Ltd Registered in England and Wales Registered Number: 1072954 Registered office: Mortimer House, 37-41 Mortimer Street, London W1T 3JH,

UK



Molecular Crystals and Liquid Crystals

Publication details, including instructions for authors and subscription information: http://www.tandfonline.com/loi/gmcl20

Parylene-C and High-k Polymer Bilayer Gate Dielectric for Low-Operating Voltage Organic Field-Effect Transistors

Tomoyuki Ashimine ^a , Tomoaki Onoue ^b , Takeshi Yasuda ^c , Katsuhiko Fujita ^c & Tetsuo Tsutsui ^c

Version of record first published: 22 Sep 2010

To cite this article: Tomoyuki Ashimine, Tomoaki Onoue, Takeshi Yasuda, Katsuhiko Fujita & Tetsuo Tsutsui (2007): Parylene-C and High-k Polymer Bilayer Gate Dielectric for Low-Operating Voltage Organic Field-Effect Transistors, Molecular Crystals and Liquid Crystals, 471:1, 221-227

To link to this article: http://dx.doi.org/10.1080/15421400701548282

PLEASE SCROLL DOWN FOR ARTICLE

Full terms and conditions of use: http://www.tandfonline.com/page/terms-and-conditions

This article may be used for research, teaching, and private study purposes. Any substantial or systematic reproduction, redistribution, reselling, loan,

^a Department of Applied Sciences for Electronics and Materials, Graduate School of Engineering Sciences, Kyushu University, Fukuoka, Japan

^b Murata Manufacturing Co., Ltd., Kyoto, Japan

^c Institute for Materials Chemistry and Engineering, Kyushu University, Fukuoka, Japan

sub-licensing, systematic supply, or distribution in any form to anyone is expressly forbidden.

The publisher does not give any warranty express or implied or make any representation that the contents will be complete or accurate or up to date. The accuracy of any instructions, formulae, and drug doses should be independently verified with primary sources. The publisher shall not be liable for any loss, actions, claims, proceedings, demand, or costs or damages whatsoever or howsoever caused arising directly or indirectly in connection with or arising out of the use of this material.

 $Mol.\ Cryst.\ Liq.\ Cryst.,$ Vol. 471, pp. 221–227, 2007 Copyright \odot Taylor & Francis Group, LLC

ISSN: 1542-1406 print/1563-5287 online DOI: 10.1080/15421400701548282



Parylene-C and High-k Polymer Bilayer Gate Dielectric for Low-Operating Voltage Organic Field-Effect Transistors

Tomoyuki Ashimine

Department of Applied Sciences for Electronics and Materials, Graduate School of Engineering Sciences, Kyushu University, Fukuoka, Japan

Tomoaki Onoue

Murata Manufacturing Co., Ltd., Kyoto, Japan

Takeshi Yasuda Katsuhiko Fujita Tetsuo Tsutsui

Institute for Materials Chemistry and Engineering, Kyushu University, Fukuoka, Japan

We propose a way to fabricate polymer insulators with a high gate capacitance for low-operating voltage organic field-effect transistors (OFETs). The insulator consists of spin-coated cyanoethylpullulan as a high-k polymer and chemical vapor deposited parylene-C as a covering layer. Parylene-C layer is insoluble in a common organic solvent, so the dielectric system can be fabricated on a layer of solution processable organic semiconductors such as poly(9,9-dioctylfluorene-co-bithiophene) (F8T2). The OFET shows a field-effect mobility of $3.4 \times 10^{-3} \, \mathrm{cm}^2/\mathrm{Vs}$, a threshold voltage of $-1\,\mathrm{V}$, and an on/off current ratio of 5.9×10^2 . We successfully observed low-voltage operation in OFETs with this dielectric system.

Keywords: chemical vapor deposition; gate dielectric; high-k polymer; organic field-effect transistors; parylene-C

INTRODUCTION

High-performance organic field-effect transistors (OFETs) are key to the development of flexible electronic devices such as low-end display driving circuits, low-cost memory devices and radio-frequency

Address correspondence to Takeshi Yasuda, Institute for Materials Chemistry and Engineering, Kyushu University, Kasuga, Fukuoka 816-8580, Japan. E-mail: yasuda@asem.kyushu-u.ac.jp

identification tags [1-2]. For optimal OFET performances, the dielectric materials used as insulator layers in OFETs should be carefully chosen because the characteristics of OFETs are significantly affected by interfacial properties of the dielectric. From this viewpoint, various polymer materials, such as polyimide, poly-4-vinylphenol (PVP) and poly-p-xylylene derivatives, have been examined for use as dielectric layers of OFETs [3]. Some devices using these polymers showed a higher mobility than those using silicon dioxide dielectrics. However their dielectric constants are rather small, so high operating voltages are required, often up to 100 V that is too high for practical application in general. Though there are some reports that fabricate low-operating voltage OFETs using inorganic high-k materials such as TiO₂, YO_X and CeO₂-SiO₂ for dielectric layers [4–6], insulators with a high dielectric constant should be produced from a soft organic material rather than a stiff inorganic material for flexibility or low-cost process. In this study, we fabricated Parylene-C and high-k polymer bilaver gate dielectric for low-operating voltage OFETs. These OFETs operated with supply voltages of less than $-20\,\mathrm{V}$. This result will increase the prospects of using OFETs in low-power applications.

EXPERIMENTAL

In this study, we fabricated the two kinds of OFET shown in Figure 1. For a bottom-gate configuration, a clean glass was used as a substrate and gold was sputtered through a shadow mask to form a 5 mm-wide and 30 nm-thick line as a gate electrode. For a high-k polymer layer, films with a thickness ranging from 1000 to 1300 nm of cyanoethylpullulan (CyEPL; k = 18.6 at 1 kHz) [7–9], as depicted in Figure 2, were prepared by spin-coating from 15 wt% solutions in dimethylformamide/acetone (9/1, w/w) at a spin rate of 3000 RPM. The poly-chloro-pxylylene (Parylene-C; k = 3.2 at 1 kHz) [10] (Fig. 2) as a covering layer [11] was deposited subsequently by chemical vapor deposition with thickness ranging from 200 to 300 nm. The thickness was determined using a Sloan Dektak 3 profilometer. Organic semiconductor, 1,4bis(4-methylstyryl)benzene (CH₃-OPV) (Fig. 2) [12] was purchased from Tokyo Chemical Industry Co. Ltd., and purified by train sublimation before use. The films with thickness ranging from 40 to $50\,\mathrm{nm}$ were vacuum-evaporated at below $2\times10^{-6}\,\mathrm{Torr}$ (deposition rate 0.05 nm/s) onto the dielectric layer at room temperature. Gold sourcedrain electrodes (40 nm) with an interdigitated configuration were deposited through a shadow mask. The channel length L and width W were $75 \,\mu m$ and $5 \,mm$, respectively.




FIGURE 1 Schematic cross sections of the organic thin-film transistors, (a) bottom-gate configuration and (b) top-gate configuration.

For a top-gate configuration, clean glass substrates were spin-coated with a polyamic acid precursor solution and then baked at 300°C for 1 h to achieve full imidization. Gold source-drain electrodes with an interdigitated configuration were deposited through a shadow mask. Films with a thickness ranging from 40 to 60 nm of Poly(9,9-dioctylfluorene-co-bithiophene) (F8T2) purchased from American Dye Source, as depicted in Figure 2, were prepared by spin-coating from 0.5 wt% solutions in chloroform at a spin rate of 1500 RPM. In the next step, Parylene-C and CyEPL were deposited in sequence by the same way. Finally a gold gate electrode was spattered through a shadow mask.

The gate capacitances (C_i) of the device measured using a Solartron impedance analyzer system 1260/96. All devices were temporarily exposed to air prior to the measurement, and characterized using Agilent 4156C Precision Semiconductor Parameter Analyzer in a vacuum atmosphere. The electric parameters were estimated using a standard analytic theory of MOSFET according to the

FIGURE 2 Molecular structures of cyanoethylpullulan (CyEPL), poly-chloro-p-xylylene (parylene-C), poly(9,9-dioctylfluorene-co-bithiophene) (F8T2) and 1,4-bis(4-methylstyryl)benzene (CH₃-OPV).

following equation:

$$I_{D,sat} = \frac{WC_i}{2L} \mu (V_G - V_T)^2$$

where $I_{D,sat}$ is the saturation drain current, C_i is the capacitance per unit area of the insulating layer, V_T is the threshold voltage, V_G is the gate voltage and μ is the field-effect mobility.

RESULTS AND DISCUSSION

We have recently reported the fabrication of OFETs using CH₃-OPV as a semiconductor and Parylene-C as a dielectric layer. CH₃-OPV gave the films with densely-packed submicron-size grains with a high degree of molecular order and the high field-effect hole mobility of




FIGURE 3 (a) Output characteristics and (b) transfer characteristics of CH_3 -OPV-based OFET.

 $0.13\,\mathrm{cm^2\,V^{-1}\,s^{-1}}$ emerged with high on/off ratio of 5.8×10^5 [12]. However, high operating voltages are required, often exceeding -40 V, which is too high for practical application in general. The performance increase of OFETs will be essential. The key to low voltage operation is reduction of the threshold voltage. Figure 3(a) shows the drain current (I_D) versus the drain voltage (V_D) with varying the applied gate voltage (V_G) and for bottom-gate OFETs using CH₃-OPV as a semiconductor and Parylene-C/CyEPL bilayer as a gate dielectric. From the transfer characteristics in Figure 3(b), the on/off drain current ratio $(V_D=-100)$ was estimated to be 1.1×10^5 . The device was found to have a field-effect mobility of $4.1 \times 10^{-1} \, \text{cm}^2/\text{Vs}$, a threshold voltage of $-18 \,\mathrm{V}$ and C_i of $9.4 \,\mathrm{nF/cm^2}$ (at 1 kHz). The obtained threshold voltage of the OFET was three times lower than that of the Parylene-C single-layer dielectric (C_i of $2.0 \,\mathrm{nF/cm^2}$). Table 1 compares the parameter of this stacked insulator and Parylene-C insulator for CH₃-OPV-based OFET. The device with single-layer dielectric using a spin-coated cyanoethylpullulan shows no stable saturation current, because of its gate leakage current due to ionic impurities.

TABLE 1 Characteristics of CH₃-OPV-based OFETs

	Parylene-C	Parylene-C+CyEPL
Mobility (cm²/Vs) On/off ratio Threshold voltage (V)	$\begin{array}{c} 1.8 \times 10^{-1} \\ 3.5 \times 10^{5} \\ -59 \end{array}$	$\begin{array}{c} 4.1\times 10^{-1} \\ 1.1\times 10^{5} \\ -18 \end{array}$




FIGURE 4 (a) Output characteristics and (b) transfer characteristics of F8T2-based OFET.

Since a vacuum-evaporated Parylene-C film could be deposited on any organic semiconductors, we tried to top-gate OFETs (insulator on organic semiconductor) in addition to bottom-gate OFETs. Figure 4(a) shows the drain current (I_D) versus the drain voltage (V_D) with varying the applied gate voltage (V_G) and for top-gate OFETs using F8T2 as a semiconductor and Parylene-C/CyEPL bilayer as a gate dielectric. From the transfer characteristics in Figure 4(b), the on/off off drain current ratio ($V_D = -100$) was estimated to be 5.9×10^2 . The device was found to have a field-effect mobility of $3.4 \times 10^{-3} \, \text{cm}^2/\text{Vs}$, a threshold voltage of -1 V and C_i of 7.1 nF/cm^2 (at 1 kHz). Table 2 compares the parameter of this stacked insulator and parylene-C insulator for F8T2-based OFET. The obtained threshold voltage of the OFET was much lower than that of the Parylene-C single-layer dielectric. The device with single-layer dielectric using a spin-coated cyanoethylpullulan on the F8T2 layer shows no stable saturation current. The reason is assumed that CyEPL and F8T2 are soluble in many organic solvents, so that the interface of the semiconductor layer and insulating layer may be mixed when CyEPL is spin-coated directly on the F8T2 layer. Insertion of an insoluble Parylene-C layer between CyEPL

TABLE 2 Characteristics of F8T2-based OFETs

	Parylene-C	${\bf Parylene-C+CyEPL}$
Mobility (cm²/Vs) On/off ratio Threshold voltage(V)	9.4×10^{-3} 5.1×10^{4} -19	$\begin{array}{c} 3.4 \times 10^{-3} \\ 5.1 \times 10^{2} \\ -1 \end{array}$

and F8T2 enables us to avoid the intermixing of layers. Thus the bilayer gate dielectric system can be also fabricated on a layer of solution processable polymeric semiconductors.

CONCLUSION

In summary, by using Parylene-C coated CyEPL as an effective gate dielectric, we were observing low-operating voltage OFETs characteristics. The function of the Parylrene-C coating layer might be to prevent ionic impurities in CyEPL from contact with the channel region; as a result, leakage current decreased in the stacked structure. We have also demonstrated that the palylene-C coating method also enables us to use a broad range of available polymeric semiconductors.

REFERENCES

- [1] Katz, H. E. (2004). Chem. Mater., 16, 4748.
- [2] Ohta, S., Chuman, T., Miyaguchi, S., Satoh, H., Tanabe, T., Okuda, Y., & Tsuchida, M. (2005). Jpn. J. Appl. Phys., 44, 3678.
- [3] Veres, J., Ogier, S., & Lloyd, G. (2004). Chem. Mater., 16, 4543.
- [4] Chen, F.-C., Chuang, C.-S., Lin, Y.-S., Kung, L.-J., Chen, T.-H., & Shieh, H.-P. D. (2006). Org. Electron., 7, 435.
- [5] Hwang, D. K., Lee, K., Kim, J. H., Im, S., Kim, C. S., Baik, H. K., Park, J. H., & Eugene Kim, E. (2006). Appl. Phys. Lett., 88, 243513.
- [6] Kim, C.-S., Jo, S.-J., Lee, S.-W., Kim, W.-J., Baik, H.-K., Lee, S.-J., Hwang, D. K., & Im, S. (2006). Appl. Phys. Lett., 88, 243515.
- [7] Peng, X., Hrowitz, G., Fichou, D., & Garnier, F. (1990). Appl. Phys. Lett., 57, 2013.
- [8] Horowitz, G., Deloffre, F., Garnier, F., Hajlaoui, R., Hmyene, M., & Yassar, A. (1993). Synth. Met., 54, 435.
- [9] Taniguchi, M. & Kawai, T. (2004). Appl. Phys. Lett., 85, 3298.
- [10] Yasuda, T., Fujita, K., Nakashima, H., & Tsutsui, T. (2003). Jpn. J. Appl. Phys., 42, 6614.
- [11] Onoue, T., Nakamura, I., Sakabe, Y., Yasuda, T., & Tsutsui, T. (2006). Jpn. J. Appl. Phys., 45, L770.
- [12] Yasuda, T., Saito, M., Nakamura, H., & Tsutsui, T. (2006). Jpn. J. Appl. Phys., 45, L313.